in quartus prime design full adder using 2 half adders using process method (vhdl)
then use the same full adder as component to design ripple carry (vhdl)
please include simulation (vwf) and ending time in ns
important note :please add (RA) in the project name and code .