(Solved):
For the 2-4 decoder circuit shown in Figure \( 2.9 \), write a Verilog code to implement its funct ...
For the 2-4 decoder circuit shown in Figure \( 2.9 \), write a Verilog code to implement its function using either if-else or case statements. Implement it on the FPGA board, verify the results with the simulation and write its truth table. atputs (D) (a) Figure 2.9: Logic Circuit (Decoder), (a) Logic Circuit, (b) Truth Table
//NOTE : Code is verified through online verilog compiler module decoder2to4(input [1:0]x , output reg [3:0]d) ; //behaviroal style of coding, using case statm