Home /
Expert Answers /
Electrical Engineering /
design-a-mealy-state-machine-1-input-1-output-that-is-turned-on-when-the-input-1010-is-obtained-pa315
(Solved): Design a mealy state machine (1 input, 1 output) that is turned on when the input 1010 is obtained ...
Design a mealy state machine (1 input, 1 output) that is turned on when the input 1010 is obtained. You have to write the Verilog code and testbench and show the input on Vivado simulation. Prepare a final report with the solution (theoretical) and screenshots from Vivado, clearly showing the inputs and the corresponding output. Please name the source file as source.v. the testbench as testbench.v
Expert Answer
Solution : design: // Code your design here module mealy_fsm(clk,reset,in,out); input in,clk,reset; output reg out; parameter s0=0,s1=1,s2=2,s3=3; reg