Control of SUB R1, R2, R3 operation in the following ARM microprocessor architectureDraw the value and flow of the bits