Consider the circuit shown below. Let the inverter gate delay be 1 ns and the other gate delays be 2 ns. 1) Draw the timing diagram.