1. Draw the timing diagram NOT, AND, OR, NOR, XOR and NXOR gates.
2. Draw the timing diagram C and D, given the input timing diagram A and B as shown below.